scripts
|
Grab the inout port fixer from bsc tree, wire it in
|
2024-09-06 21:26:39 -07:00 |
sim
|
Add some early testing harness for the sim DP16KD
|
2024-08-30 22:14:10 -07:00 |
vram
|
vram/VRAMCore: make simulatable in Bluesim, tidy up
|
2024-09-08 23:19:39 -07:00 |
.gitignore
|
add a simple build/test script
|
2024-08-14 09:39:42 -07:00 |
.svlint.toml
|
Add svlint config
|
2024-08-23 00:21:15 -07:00 |
LICENSE
|
Initial basic files
|
2024-08-13 22:24:20 -07:00 |
flake.lock
|
flake.lock: update tools
|
2024-09-06 21:17:32 -07:00 |
tasks.py
|
tasks.py: fix typo in synth process
|
2024-09-07 16:03:52 -07:00 |