dave
/
gary
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
80 Commits 1 Branch 0 Tags 604 KiB
Commit Graph

20 Commits

Author SHA1 Message Date
David Anderson 07de394ddb lib/PinSync: use an explicit type 
To make them more obviously not normal registers, and to add
annotations to make the scheduling more annoying if you try
holding them wrong.
 2024-09-09 23:41:04 -07:00
David Anderson 2ff58b51d2 lib/PinSync: add a pin synchronizer for async inputs 2024-09-09 14:56:29 -07:00
David Anderson 4013be675e lib/Strobe: add a Strobe module to generate synchronization pulses 2024-09-09 13:10:50 -07:00
David Anderson 80391cefee lib/DelayLine: plumb verbose test flag into tests 2024-09-09 11:20:13 -07:00
David Anderson ffb9f7c062 lib/Testing: add helper module to access test flags 
Notably, this lets me plumb +v for verbose test output.
 2024-09-09 11:15:51 -07:00
David Anderson 25d1806590 lib/ClockOut: hack module to export a clock as an ordinary signal 
Used to output a clock signal from an FPGA pin. The resultant output
signal is unclocked, so can be presented to any output at will.
 2024-09-07 10:06:50 -07:00
David Anderson 7560199251 tasks: support running nextpnr with a generic ulx3s pin map 
This is handy for quick experiments, rather than having to define a
bespoke pin map for each experiment.
 2024-09-06 16:11:03 -07:00
David Anderson 2953106ec7 lib/ECP5_RAM: mark interfaces always_ready 
Elides a couple of unnecessary signals from the design
 2024-09-06 16:10:22 -07:00
David Anderson efb5327f53 lib: clean up ECP5_RAM.v a bit 2024-08-31 00:00:41 -07:00
David Anderson e57f7e05b0 lib/ECP5_RAM: fixups based on checking synth output 2024-08-23 00:22:48 -07:00
David Anderson b73a211ec4 lib/ECP5_RAM: clean up old core, fix error in module docstring 2024-08-20 19:25:04 -07:00
David Anderson 1ccd1b0072 lib/DelayLine: add a bit more documentation 2024-08-20 09:15:52 -07:00
David Anderson 5df41d4b94 lib: use DelayLine in ECP5_RAM 
Cleans up the code nicely, and still produces the correct logic.
 2024-08-20 00:54:50 -07:00
David Anderson f1e705fd31 lib: add more documentation 2024-08-20 00:29:32 -07:00
David Anderson 85e27554ec lib: add a DelayLine module 
A delay line takes a write and echoes it back N cycles later,
with N fixed at compile time. It's a handy primitive to have
when wrapping Verilog blackbox modules because the blackbox
often specifies something like having 2 cycles of latency,
and so you need to bubble the fact that a write occurred 2
cycles ago through to the output so that you can wire up the
right implicit conditions.
 2024-08-19 23:00:15 -07:00
David Anderson da6ea4cf42 lib: flesh out the ECP5 EBR modules, write copious documentation 2024-08-18 16:12:57 -07:00
David Anderson a23661a449 lib: default clocks and resets to the ambient ones from context 
Callers can still specify whacky cross-domain RAMs in the cfg, but the
default is what you usually want: a dual-port RAM with both ports in the
caller's clock/reset domain.
 2024-08-17 16:39:45 -07:00
David Anderson e64b990f80 lib: fix port B reset wiring for ECP5_RAM 2024-08-17 16:38:52 -07:00
David Anderson 8d2261e245 lib: initial implementation of an ECP5 EBR primitive 
Only the core unconditioned primitive right now, and still needs refining.
 2024-08-17 15:43:36 -07:00
David Anderson 39e17f8e42 lib: add test helpers for timeouts and sequential test running 2024-08-14 09:39:42 -07:00