vram/VRAM: tweak docs, remove unnecessary rule condition
This commit is contained in:
parent
1929bbe3cc
commit
16af267ab6
|
@ -16,6 +16,7 @@ export VRAMAddr, VRAMData, VRAMRequest(..), VRAMResponse(..);
|
||||||
export VRAMServer(..);
|
export VRAMServer(..);
|
||||||
export VRAM(..), mkVRAM;
|
export VRAM(..), mkVRAM;
|
||||||
|
|
||||||
|
// A VRAMServer is a memory port.
|
||||||
typedef Server#(VRAMRequest, VRAMResponse) VRAMServer;
|
typedef Server#(VRAMRequest, VRAMResponse) VRAMServer;
|
||||||
|
|
||||||
// mkArbitratedVRAMServers expands a VRAMServer port into multiple
|
// mkArbitratedVRAMServers expands a VRAMServer port into multiple
|
||||||
|
@ -49,7 +50,7 @@ module mkArbitratedVRAMServers(VRAMServer ram, MemArbiter#(n, VRAMAddr) arb, Vec
|
||||||
endrule
|
endrule
|
||||||
|
|
||||||
(* fire_when_enabled *)
|
(* fire_when_enabled *)
|
||||||
rule response (awaiting_response[0] matches tagged Valid .port &&& responses[port].notFull);
|
rule response (awaiting_response[0] matches tagged Valid .port);
|
||||||
let resp <- ram.response.get();
|
let resp <- ram.response.get();
|
||||||
responses[port].enq(resp);
|
responses[port].enq(resp);
|
||||||
awaiting_response[0] <= tagged Invalid;
|
awaiting_response[0] <= tagged Invalid;
|
||||||
|
|
Loading…
Reference in New Issue