Sentinel65X-Mainboard/PLD/Prototype 4/Sentinel 65X Prototype 4.pld

26 lines
433 B
Plaintext
Raw Permalink Normal View History

2024-06-12 04:49:11 +02:00
GAL22V10
SENTINEL
PHI2 RW /CS4 /CS5 /CS6 A19 A20 A21 A22 A23 /CART GND
NC NC NC NC NC /RAM1 /RAM0 /ROM1 /ROM0 /RD /WR VCC
WR = PHI2 * /RW
RD = RW + /RW
2024-06-12 04:49:11 +02:00
RAM0 = CS5 * /A19 * /A20 * /A21 * /A22 * /A23
2024-06-12 04:49:11 +02:00
RAM1 = CS5 * A19 +
CS5 * A20 +
CS5 * A21 +
CS5 * A22 +
CS5 * A23
ROM0 = CS4 +
2024-06-12 04:49:11 +02:00
/A19 * /A20 * /A21 * A22 * A23
DESCRIPTION
PLD Logic for the Sentinel 65X PLD