Sentinel65X
/
Sentinel65X-Handbook
3
0
Fork 1
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Work on fleshing out sections

This commit is contained in:
Kyle Cardoza 2024-03-22 20:58:18 -04:00
parent 1239a2c12d
commit ebd6b7ad20
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Clock Port.md
View File

@ -7,6 +7,8 @@ include_toc: true
The Sentinel 65X clock port is a small, 28-pin female pin header on the mainboard, which exposes the system's debug serial line, I2C bus, reset and main interrupt lines, `PHI2` clock signal, and a 64-address memory-mapped I/O region, mapped to memory beginning at `0x00DFC0`. This region of uncommitted expansion is reserved for the use of user-installed clock port accessories. The Sentinel 65X clock port is a small, 28-pin female pin header on the mainboard, which exposes the system's debug serial line, I2C bus, reset and main interrupt lines, `PHI2` clock signal, and a 64-address memory-mapped I/O region, mapped to memory beginning at `0x00DFC0`. This region of uncommitted expansion is reserved for the use of user-installed clock port accessories.
The clock port's pin header has two rows, and a pin and row pitch of 2.54mm.
## Pinout ## Pinout
The clock port's pinout, as seen from above, is shown in the following table: The clock port's pinout, as seen from above, is shown in the following table: