forked from Sentinel65X/Sentinel65X-Handbook
Added sections
This commit is contained in:
parent
3217c45bc4
commit
892e8f803e
|
@ -1,6 +1,6 @@
|
|||
# Memory Management
|
||||
|
||||
Sentinel 65X, having a 65816-compatible CPU, has a 24-bit address bus, which allows for up to 16MB of linear address space. This space must contain all RAM, ROM, and I/O devices on the system, as the 65816 bus has no distinct notion of I/O addresses separate from memory addresses — it is a memory-mapped I/O architecture.
|
||||
Sentinel 65X, having a [65816-compatible CPU](CPU.md), has a 24-bit address bus, which allows for up to 16MB of linear address space. This space must contain all RAM, ROM, and I/O devices on the system, as the 65816 bus has no distinct notion of I/O addresses separate from memory addresses — it is a memory-mapped I/O architecture.
|
||||
|
||||
## Memory Regions
|
||||
|
||||
|
|
Loading…
Reference in New Issue