forked from Sentinel65X/Sentinel65X-Handbook
Work on fleshing out sections
This commit is contained in:
parent
210d9df1e4
commit
5cd65934e8
|
@ -6,3 +6,9 @@ include_toc: true
|
||||||
# Clock Port
|
# Clock Port
|
||||||
|
|
||||||
The Sentinel 65X clock port is a small, 28-pin female pin header on the mainboard, which exposes the system's debug serial line, I2C bus, reset and main interrupt lines, `PHI2` clock signal, and a 64-address memory-mapped I/O region, mapped to memory beginning at `0x00DFC0`. This region of uncommitted expansion is reserved for the use of user-installed clock port accessories.
|
The Sentinel 65X clock port is a small, 28-pin female pin header on the mainboard, which exposes the system's debug serial line, I2C bus, reset and main interrupt lines, `PHI2` clock signal, and a 64-address memory-mapped I/O region, mapped to memory beginning at `0x00DFC0`. This region of uncommitted expansion is reserved for the use of user-installed clock port accessories.
|
||||||
|
|
||||||
|
## Pinout
|
||||||
|
|
||||||
|
| Pin | Label | | Label | Pin |
|
||||||
|
| :-- | :----:| | :----: | --: |
|
||||||
|
| 1 | GND | | +3.3V | 2 |
|
||||||
|
|
Loading…
Reference in New Issue