forked from Sentinel65X/Sentinel65X-Handbook
Work on fleshing out sections
This commit is contained in:
parent
a41f1d5bff
commit
210d9df1e4
|
@ -4,3 +4,9 @@ include_toc: true
|
||||||
---
|
---
|
||||||
|
|
||||||
# Audio & Video
|
# Audio & Video
|
||||||
|
|
||||||
|
## VERA Video
|
||||||
|
|
||||||
|
## VERA Audio
|
||||||
|
|
||||||
|
## The Sentinel 65X A/V Port
|
||||||
|
|
|
@ -4,3 +4,5 @@ include_toc: true
|
||||||
---
|
---
|
||||||
|
|
||||||
# Clock Port
|
# Clock Port
|
||||||
|
|
||||||
|
The Sentinel 65X clock port is a small, 28-pin female pin header on the mainboard, which exposes the system's debug serial line, I2C bus, reset and main interrupt lines, `PHI2` clock signal, and a 64-address memory-mapped I/O region, mapped to memory beginning at `0x00DFC0`. This region of uncommitted expansion is reserved for the use of user-installed clock port accessories.
|
||||||
|
|
|
@ -4,3 +4,7 @@ include_toc: true
|
||||||
---
|
---
|
||||||
|
|
||||||
# Controller Ports
|
# Controller Ports
|
||||||
|
|
||||||
|
Sentinel 65X supports up to four SNES-compatible controller ports, read under software control using the integrated GPIO pins on the CPU.
|
||||||
|
|
||||||
|
The kernel itself will have, as part of its system timer IRQ, the job of reading in all controllers and storing their state at a known address in memory.
|
||||||
|
|
Loading…
Reference in New Issue