forked from Sentinel65X/Sentinel65X-Handbook
Work on fleshing out sections
This commit is contained in:
parent
33acd0528e
commit
056d475354
14
CPU.md
14
CPU.md
|
@ -4,3 +4,17 @@ include_toc: true
|
||||||
---
|
---
|
||||||
|
|
||||||
# CPU
|
# CPU
|
||||||
|
|
||||||
|
Sentinel 65X uses the WDC W65C265S CPU from Western Design Center as its main processor. This chip features:
|
||||||
|
|
||||||
|
- Support for all 65C02 and 65C816 opcodes
|
||||||
|
- Non-multiplexed 24-bit address bus
|
||||||
|
- 8-bit data bus
|
||||||
|
- 7 pre-decoded chip select outputs
|
||||||
|
- 16MB linear address space
|
||||||
|
- 29 priority-encoded vectored interrupts
|
||||||
|
- 8 timer/counters
|
||||||
|
|
||||||
|
The address decoding logic provided by the CPU is supplemented in Sentinel 65X by an ATF22LV16 programmable logic device, which handles essential glue logic functions not provided by the CPU itself.
|
||||||
|
|
||||||
|
See the section on [memory management](Memory Management.md) for details on address decoding.
|
||||||
|
|
Loading…
Reference in New Issue