This website requires JavaScript.
Explore
Help
Register
Sign In
dave
/
gary
Watch
1
Star
0
Fork
You've already forked gary
0
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
65d13a0e50
gary
/
lib
/
ClockOut.v
4 lines
78 B
Verilog
Raw
Blame
History
module
ClockOut
(
input
CLK
,
output
CLK_BIT
)
;
assign
CLK_BIT
=
CLK
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink