lib: fix port B reset wiring for ECP5_RAM
This commit is contained in:
parent
8d2261e245
commit
e64b990f80
|
@ -160,7 +160,7 @@ module ECP5_RAM(CLKA,
|
||||||
.CSA2(CSA[2]),
|
.CSA2(CSA[2]),
|
||||||
.CSA1(CSA[1]),
|
.CSA1(CSA[1]),
|
||||||
.CSA0(CSA[0]),
|
.CSA0(CSA[0]),
|
||||||
.RSTB(RSTA),
|
.RSTB(RSTB),
|
||||||
.DOB17(DOB[17]),
|
.DOB17(DOB[17]),
|
||||||
.DOB16(DOB[16]),
|
.DOB16(DOB[16]),
|
||||||
.DOB15(DOB[15]),
|
.DOB15(DOB[15]),
|
||||||
|
|
Loading…
Reference in New Issue