Sentinel65X
/
Sentinel65X-Handbook
3
0
Fork 1
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Added sections

This commit is contained in:
Kyle Cardoza 2024-03-22 01:22:30 -04:00
parent b46d53ee2e
commit c7eea7f306
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
Memory Management.md
View File

@ -1,12 +1,12 @@
# Memory Management
Sentinel 65X, having a [65816-compatible CPU](CPU.md), has a 24-bit address bus, which allows for up to 16MB of linear address space. This space must contain all RAM, ROM, and I/O devices on the system, as the 65816 bus has no distinct notion of I/O addresses separate from memory addresses — it is a memory-mapped I/O architecture.
--- ---
gitea: none gitea: none
include_toc: true include_toc: true
--- ---
# Memory Management
Sentinel 65X, having a [65816-compatible CPU](CPU.md), has a 24-bit address bus, which allows for up to 16MB of linear address space. This space must contain all RAM, ROM, and I/O devices on the system, as the 65816 bus has no distinct notion of I/O addresses separate from memory addresses — it is a memory-mapped I/O architecture.
## Memory Regions ## Memory Regions
The 16MB address space of Sentinel 65X is divided into regions as follows: The 16MB address space of Sentinel 65X is divided into regions as follows: