diff --git a/Audio & Video.md b/Audio & Video.md index 0f30ee5..2987b83 100644 --- a/Audio & Video.md +++ b/Audio & Video.md @@ -5,12 +5,30 @@ include_toc: true # Audio & Video -## VERA Video +The VERA FPGA core, implemented on an iCE40 FPGA, is used to generate all audio and video signals produced by Sentinel 65X. This core, developed for the Commander X16 project by Frank van den Hoef, is licensed under the MIT license. It has been modified by Brian Swetland for Sentinel 65X, including porting it to be built using the Yosys open-source FPGA toolchain. -## VERA Audio +## Video + +The VERA video generator outputs a fixed 640x480, 60Hz digital RGB signal, with a total of 4,096 possible colours, using a 12-bit R4G4B4 colour space. + +The video generation is done using two independent tile/bitmap layers, and a third layer composed of 128 sprites. VERA supports a single palette of 256 colours, freely chosen from the 4,096 possible colours available. + +## Audio + +The VERA FPGA core produces audio output in i2S format, which is fed to the A/V port for conversion into an analog or digital format suitable for the target display device. + +Audio is generated using a 16-voice stereo programmable sound generator, with each voice able to generate sounds independently, with the waveform for each chosen freely from among Pulse, Sawtooth, Triangle, and Noise. + +VERA also generates sampled 48KHz 16-bit stereo audio from a 4KB on-chip memory buffer. + +## Interrupts + +The VERA implementation in Sentinel 65X has a dedicated vectored interrupt line to the CPU, which can be triggered by any or all of four conditions: Sprite collision, line number, PCM buffer status, or VSYNC. ## The Sentinel 65X A/V Port +Audio and video output in Sentinel 65X is directed to a pin header, which is connected to a small daughterboard which actually generates the final audio and video output signals, using electronics and connectors appropriate to the target display. + ### Pinout The A/V port is a 24-pin female pin header, with a pin and row pitch of 2.54mm. The pinout of the port, as seen from above, is shown in the following table: @@ -29,3 +47,264 @@ The A/V port is a 24-pin female pin header, with a pin and row pitch of 2.54mm. | 19 | ADATA | | SYSCLK | 20 | | 21 | SCL | | SDA | 22 | | 23 | GND | | GND | 24 | + +## Hardware Registers + +VERA is configured and controlled using a series of 32 memory-mapped I/O registers, located in the address space from `0x00DF00` to `0x00DF1F`. + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
AddrNameBit 7Bit 6Bit 5 Bit 4Bit 3 Bit 2Bit 1 Bit 0
$00ADDRx_L (x=ADDRSEL)VRAM Address (7:0)
$01ADDRx_M (x=ADDRSEL)VRAM Address (15:8)
$02ADDRx_H (x=ADDRSEL)Address IncrementDECR-VRAM Address (16)
$03DATA0VRAM Data port 0
$04DATA1VRAM Data port 1
$05CTRLReset-DCSELADDRSEL
$06IENIRQ Line (8)Scan Line (8)-AFLOWSPRCOLLINEVSYNC
$07ISRSprite collissionsAFLOWSPRCOLLINEVSYNC
$08IRQLINE_L (Write only)IRQ line (7:0)
$08SCANLINE_L (Read only)Scan line (7:0)
$09DC_VIDEO (DCSEL=0)Current FieldSprites EnableLayer1 EnableLayer0 Enable-Chroma DisableOutput Mode
$0ADC_HSCALE (DCSEL=0)Active Display H-Scale
$0BDC_VSCALE (DCSEL=0)Active Display V-Scale
$0CDC_BORDER (DCSEL=0)Border Color
$09DC_HSTART (DCSEL=1)Active Display H-Start (9:2)
$0ADC_HSTOP (DCSEL=1)Active Display H-Stop (9:2)
$0BDC_VSTART (DCSEL=1)Active Display V-Start (8:1)
$0CDC_VSTOP (DCSEL=1)Active Display V-Stop (8:1)
$0DL0_CONFIGMap HeightMap WidthT256CBitmap ModeColor Depth
$0EL0_MAPBASEMap Base Address (16:9)
$0FL0_TILEBASETile Base Address (16:11)Tile HeightTile Width
$10L0_HSCROLL_LH-Scroll (7:0)
$11L0_HSCROLL_H-H-Scroll (11:8)
$12L0_VSCROLL_LV-Scroll (7:0)
$13L0_VSCROLL_H-V-Scroll (11:8)
$14L1_CONFIGMap HeightMap WidthT256CBitmap ModeColor Depth
$15L1_MAPBASEMap Base Address (16:9)
$16L1_TILEBASETile Base Address (16:11)Tile HeightTile Width
$17L1_HSCROLL_LH-Scroll (7:0)
$18L1_HSCROLL_H-H-Scroll (11:8)
$19L1_VSCROLL_LV-Scroll (7:0)
$1AL1_VSCROLL_H-V-Scroll (11:8)
$1BAUDIO_CTRLFIFO Full / FIFO ResetFIFO Empty16-BitStereoPCM Volume
$1CAUDIO_RATEPCM Sample Rate
$1DAUDIO_DATAAudio FIFO data (write-only)
$1ESPI_DATAData
$1FSPI_CTRLBusy-Auto-txSlow clockSelect
+ +## VERA Memory + +VERA implements 128KB of internal memory, which exists in its own independent address space, connected to the CPU's address space through address and data registers. This RAM's address space is numbered from `0x00000` to `0x1FFFF`, and is organized as in the following table: + +| Address Range | Description | +| :-------------------: | :---------------: | +| `0x00000` - `0x1F9BF` | Video RAM | +| `0x1F9C0` - `0x1F9FF` | Sound Registers | +| `0x1FA00` - `0x1FBFF` | Colour Palette | +| `0x1FC00` - `0x1FFFF` | Sprite Attributes | diff --git a/Executables.md b/Executables.md index 51c4eb0..cd08c18 100644 --- a/Executables.md +++ b/Executables.md @@ -24,3 +24,5 @@ This enables the binary loader to be extremely simple, as the data to be read in The final segment is special: its target address represents the entry point to the executable, and its length of data value is always `0x000000`. The loader can easily detect this to identify when loading is done and where to enter the program. The Sentinel 65X SDK will be configured to produce PGZ format executables by default, with the option to instead export to a file suitable for writing to a ROM cartridge. + +Note: The open-source 64Tass assembler is also capable of generating PGZ-format executables.