Work on fleshing out sections
This commit is contained in:
parent
b68c38e0ee
commit
3ad81d9c9c
|
@ -65,6 +65,8 @@ VERA is configured and controlled using a series of 32 memory-mapped I/O registe
|
|||
|
||||
### ADDRx_L
|
||||
|
||||
| `0x00DF00` | |
|
||||
| :--------: | :---: |
|
||||
| VRAM Address (Low Byte ) ||
|
||||
<table>
|
||||
<tr>
|
||||
<th>Address: <pre>0x00DF00</pre></th>
|
||||
</tr>
|
||||
</table>
|
||||
|
|
Loading…
Reference in New Issue