Work on fleshing out sections
This commit is contained in:
parent
4c5bc52ebb
commit
3a74d20880
|
@ -66,7 +66,7 @@ VERA is configured and controlled using a series of 32 memory-mapped I/O registe
|
||||||
<th>Bit 0</th>
|
<th>Bit 0</th>
|
||||||
</tr>
|
</tr>
|
||||||
<tr>
|
<tr>
|
||||||
<td>`0x00DF00`</td>
|
<td><pre>0x00DF00</pre></td>
|
||||||
<td>ADDRx_L (x=ADDRSEL)</td>
|
<td>ADDRx_L (x=ADDRSEL)</td>
|
||||||
<td colspan="8" align="center">VRAM Address (7:0)</td>
|
<td colspan="8" align="center">VRAM Address (7:0)</td>
|
||||||
</tr>
|
</tr>
|
||||||
|
|
Loading…
Reference in New Issue